Documentation / devicetree / bindings / clock / allwinner,sun4i-a10-tcon-ch0-clk.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 
# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-tcon-ch0-clk.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Allwinner A10 TCON Channel 0 Clock

maintainers:
  - Chen-Yu Tsai <wens@csie.org>
  - Maxime Ripard <mripard@kernel.org>

deprecated: true

properties:
  "#clock-cells":
    const: 0
 
  "#reset-cells":
    const: 1

  compatible:
    enum:
      - allwinner,sun4i-a10-tcon-ch0-clk
      - allwinner,sun4i-a10-tcon-ch1-clk

  reg:
    maxItems: 1

  clocks:
    maxItems: 4
    description: >
      The parent order must match the hardware programming order.

  clock-output-names:
    maxItems: 1

required:
  - "#clock-cells"
  - compatible
  - reg
  - clocks
  - clock-output-names

if:
  properties:
    compatible:
      contains:
        const: allwinner,sun4i-a10-tcon-ch0-clk

then:
  required:
    - "#reset-cells"

additionalProperties: false

examples:
  - |
    clk@1c20118 {
        #clock-cells = <0>;
        #reset-cells = <1>;
        compatible = "allwinner,sun4i-a10-tcon-ch0-clk";
        reg = <0x01c20118 0x4>;
        clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
        clock-output-names = "tcon-ch0-sclk";
    };

  - |
    clk@1c2012c {
        #clock-cells = <0>;
        compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
        reg = <0x01c2012c 0x4>;
        clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
        clock-output-names = "tcon-ch1-sclk";
    };

...