Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pismu.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Toshiba Visconti5 TMPV770x SMU controller maintainers: - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp> description: Toshia Visconti5 SMU (System Management Unit) which supports the clock and resets on TMPV770x. properties: compatible: items: - const: toshiba,tmpv7708-pismu - const: syscon reg: maxItems: 1 '#clock-cells': const: 1 '#reset-cells': const: 1 required: - compatible - reg - "#clock-cells" - "#reset-cells" additionalProperties: false examples: - | soc { #address-cells = <2>; #size-cells = <2>; pismu: syscon@24200000 { compatible = "toshiba,tmpv7708-pismu", "syscon"; reg = <0 0x24200000 0 0x2140>; #clock-cells = <1>; #reset-cells = <1>; }; }; ... |