Based on kernel version 6.12.4
. Page generated on 2024-12-12 21:01 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/sound/dlg,da7213.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Dialog Semiconductor DA7212/DA7213 Audio Codec maintainers: - Support Opensource <support.opensource@diasemi.com> allOf: - $ref: dai-common.yaml# properties: compatible: enum: - dlg,da7212 - dlg,da7213 reg: maxItems: 1 clocks: maxItems: 1 clock-names: const: mclk "#sound-dai-cells": const: 0 dlg,micbias1-lvl: description: Voltage (mV) for Mic Bias 1 $ref: /schemas/types.yaml#/definitions/uint32 enum: [ 1600, 2200, 2500, 3000 ] dlg,micbias2-lvl: description: Voltage (mV) for Mic Bias 2 $ref: /schemas/types.yaml#/definitions/uint32 enum: [ 1600, 2200, 2500, 3000 ] dlg,dmic-data-sel: description: DMIC channel select based on clock edge enum: [ lrise_rfall, lfall_rrise ] dlg,dmic-samplephase: description: When to sample audio from DMIC enum: [ on_clkedge, between_clkedge ] dlg,dmic-clkrate: description: DMIC clock frequency (Hz) $ref: /schemas/types.yaml#/definitions/uint32 enum: [ 1500000, 3000000 ] VDDA-supply: description: Analogue power supply VDDIO-supply: description: I/O power supply VDDMIC-supply: description: Mic Bias VDDSP-supply: description: Speaker supply ports: $ref: audio-graph-port.yaml#/definitions/ports port: $ref: audio-graph-port.yaml# unevaluatedProperties: false required: - compatible - reg unevaluatedProperties: false examples: - | i2c { #address-cells = <1>; #size-cells = <0>; codec@1a { compatible = "dlg,da7213"; reg = <0x1a>; clocks = <&clks 201>; clock-names = "mclk"; #sound-dai-cells = <0>; dlg,micbias1-lvl = <2500>; dlg,micbias2-lvl = <2500>; dlg,dmic-data-sel = "lrise_rfall"; dlg,dmic-samplephase = "between_clkedge"; dlg,dmic-clkrate = <3000000>; }; }; |