Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-gpio-bank.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Samsung S3C/S5P/Exynos SoC pin controller - gpio bank maintainers: - Krzysztof Kozlowski <krzk@kernel.org> - Sylwester Nawrocki <s.nawrocki@samsung.com> - Tomasz Figa <tomasz.figa@gmail.com> description: | This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin controller. GPIO bank description for Samsung S3C/S5P/Exynos SoC pin controller. See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml for additional information and example. properties: '#gpio-cells': const: 2 gpio-controller: true '#interrupt-cells': description: For GPIO banks supporting external GPIO interrupts or external wake-up interrupts. const: 2 interrupt-controller: description: For GPIO banks supporting external GPIO interrupts or external wake-up interrupts. interrupts: description: For GPIO banks supporting direct external wake-up interrupts (without multiplexing). Number of interrupts must match number of wake-up capable pins of this bank. minItems: 1 maxItems: 8 required: - '#gpio-cells' - gpio-controller additionalProperties: false |