Documentation / devicetree / bindings / phy / qcom,sata-phy.yaml


Based on kernel version 6.15. Page generated on 2025-05-29 09:09 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/qcom,sata-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm SATA PHY Controller

maintainers:
  - Bjorn Andersson <andersson@kernel.org>
  - Konrad Dybcio <konrad.dybcio@linaro.org>

description:
  The Qualcomm SATA PHY describes on-chip SATA Physical layer controllers.

properties:
  compatible:
    enum:
      - qcom,ipq806x-sata-phy
      - qcom,apq8064-sata-phy

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  clock-names:
    const: cfg
 
  '#phy-cells':
    const: 0

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - '#phy-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
    sata_phy: sata-phy@1b400000 {
        compatible = "qcom,ipq806x-sata-phy";
        reg = <0x1b400000 0x200>;
 
        clocks = <&gcc SATA_PHY_CFG_CLK>;
        clock-names = "cfg";
 
        #phy-cells = <0>;
    };