Documentation / devicetree / bindings / phy / rockchip,rk3399-typec-phy.yaml


Based on kernel version 6.16. Page generated on 2025-08-06 08:57 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116
# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/rockchip,rk3399-typec-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Rockchip Type-C PHY

maintainers:
  - Heiko Stuebner <heiko@sntech.de>

properties:
  compatible:
    const: rockchip,rk3399-typec-phy

  reg:
    maxItems: 1

  clocks:
    maxItems: 2

  clock-names:
    items:
      - const: tcpdcore
      - const: tcpdphy-ref

  extcon: true

  power-domains:
    maxItems: 1

  resets:
    maxItems: 3

  reset-names:
    items:
      - const: uphy
      - const: uphy-pipe
      - const: uphy-tcphy

  rockchip,grf:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      Phandle to the syscon managing the "general register files" (GRF).

  dp-port:
    type: object
    additionalProperties: false

    properties:
      '#phy-cells':
        const: 0

      port:
        $ref: /schemas/graph.yaml#/properties/port
        description: Connection to USB Type-C connector

    required:
      - '#phy-cells'

  usb3-port:
    type: object
    additionalProperties: false

    properties:
      '#phy-cells':
        const: 0

      orientation-switch: true

      port:
        $ref: /schemas/graph.yaml#/properties/port
        description: Connection to USB Type-C connector SS port

    required:
      - '#phy-cells'

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - resets
  - reset-names
  - dp-port
  - usb3-port

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/rk3399-cru.h>
 
    phy@ff7c0000 {
        compatible = "rockchip,rk3399-typec-phy";
        reg = <0xff7c0000 0x40000>;
        rockchip,grf = <&grf>;
        extcon = <&fusb0>;
        clocks = <&cru SCLK_UPHY0_TCPDCORE>,
           <&cru SCLK_UPHY0_TCPDPHY_REF>;
        clock-names = "tcpdcore", "tcpdphy-ref";
        resets = <&cru SRST_UPHY0>,
                 <&cru SRST_UPHY0_PIPE_L00>,
                 <&cru SRST_P_UPHY0_TCPHY>;
        reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
 
        dp-port {
            #phy-cells = <0>;
        };
 
        usb3-port {
            #phy-cells = <0>;
        };
    };

...