Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/interrupt-controller/ingenic,intc.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Ingenic SoCs interrupt controller maintainers: - Paul Cercueil <paul@crapouillou.net> properties: $nodename: pattern: "^interrupt-controller@[0-9a-f]+$" compatible: oneOf: - enum: - ingenic,jz4740-intc - ingenic,jz4760-intc - ingenic,jz4780-intc - items: - enum: - ingenic,jz4775-intc - ingenic,jz4770-intc - ingenic,jz4760b-intc - const: ingenic,jz4760-intc - items: - const: ingenic,x1000-intc - const: ingenic,jz4780-intc - items: - const: ingenic,jz4725b-intc - const: ingenic,jz4740-intc "#interrupt-cells": const: 1 reg: maxItems: 1 interrupts: maxItems: 1 interrupt-controller: true required: - compatible - reg - interrupts - "#interrupt-cells" - interrupt-controller additionalProperties: false examples: - | intc: interrupt-controller@10001000 { compatible = "ingenic,jz4770-intc", "ingenic,jz4760-intc"; reg = <0x10001000 0x40>; interrupt-controller; #interrupt-cells = <1>; interrupt-parent = <&cpuintc>; interrupts = <2>; }; |