Documentation / devicetree / bindings / interrupt-controller / loongson,eiointc.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/interrupt-controller/loongson,eiointc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Loongson Extended I/O Interrupt Controller

maintainers:
  - Binbin Zhou <zhoubinbin@loongson.cn>

description: |
  This interrupt controller is found on the Loongson-3 family chips and
  Loongson-2K series chips and is used to distribute interrupts directly to
  individual cores without forwarding them through the HT's interrupt line.

allOf:
  - $ref: /schemas/interrupt-controller.yaml#

properties:
  compatible:
    enum:
      - loongson,ls2k0500-eiointc
      - loongson,ls2k2000-eiointc

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  interrupt-controller: true
 
  '#interrupt-cells':
    const: 1

required:
  - compatible
  - reg
  - interrupts
  - interrupt-controller
  - '#interrupt-cells'

unevaluatedProperties: false

examples:
  - |
    eiointc: interrupt-controller@1fe11600 {
      compatible = "loongson,ls2k0500-eiointc";
      reg = <0x1fe10000 0x10000>;
 
      interrupt-controller;
      #interrupt-cells = <1>;
 
      interrupt-parent = <&cpuintc>;
      interrupts = <3>;
    };
 
...