Based on kernel version 6.12.4
. Page generated on 2024-12-12 21:01 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/spi/spi-cadence.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Cadence SPI controller maintainers: - Michal Simek <michal.simek@amd.com> allOf: - $ref: spi-controller.yaml# properties: compatible: enum: - cdns,spi-r1p6 - xlnx,zynq-spi-r1p6 reg: maxItems: 1 interrupts: maxItems: 1 clock-names: items: - const: ref_clk - const: pclk clocks: maxItems: 2 num-cs: description: | Number of chip selects used. If a decoder is used, this will be the number of chip selects after the decoder. $ref: /schemas/types.yaml#/definitions/uint32 minimum: 1 maximum: 4 default: 4 is-decoded-cs: description: | Flag to indicate whether decoder is used or not. $ref: /schemas/types.yaml#/definitions/uint32 enum: [ 0, 1 ] default: 0 power-domains: maxItems: 1 label: description: Descriptive name of the SPI controller. resets: maxItems: 1 reset-names: items: - const: spi required: - compatible - reg - interrupts - clock-names - clocks unevaluatedProperties: false examples: - | spi@e0007000 { compatible = "xlnx,zynq-spi-r1p6"; clock-names = "ref_clk", "pclk"; clocks = <&clkc 26>, <&clkc 35>; interrupt-parent = <&intc>; interrupts = <0 49 4>; num-cs = <4>; is-decoded-cs = <0>; reg = <0xe0007000 0x1000>; }; ... |