Documentation / devicetree / bindings / media / qcom,qcm2290-camss.yaml


Based on kernel version 6.18. Page generated on 2025-12-02 09:03 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/media/qcom,qcm2290-camss.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm QCM2290 Camera Subsystem (CAMSS)

maintainers:
  - Loic Poulain <loic.poulain@oss.qualcomm.com>

description:
  The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms.

properties:
  compatible:
    const: qcom,qcm2290-camss

  reg:
    maxItems: 9

  reg-names:
    items:
      - const: top
      - const: csid0
      - const: csid1
      - const: csiphy0
      - const: csiphy1
      - const: csitpg0
      - const: csitpg1
      - const: vfe0
      - const: vfe1

  clocks:
    maxItems: 15

  clock-names:
    items:
      - const: ahb
      - const: axi
      - const: camnoc_nrt_axi
      - const: camnoc_rt_axi
      - const: csi0
      - const: csi1
      - const: csiphy0
      - const: csiphy0_timer
      - const: csiphy1
      - const: csiphy1_timer
      - const: top_ahb
      - const: vfe0
      - const: vfe0_cphy_rx
      - const: vfe1
      - const: vfe1_cphy_rx

  interrupts:
    maxItems: 8

  interrupt-names:
    items:
      - const: csid0
      - const: csid1
      - const: csiphy0
      - const: csiphy1
      - const: csitpg0
      - const: csitpg1
      - const: vfe0
      - const: vfe1

  interconnects:
    maxItems: 3

  interconnect-names:
    items:
      - const: ahb
      - const: hf_mnoc
      - const: sf_mnoc

  iommus:
    maxItems: 4

  power-domains:
    items:
      - description: GDSC CAMSS Block, Global Distributed Switch Controller.

  vdd-csiphy-1p2-supply:
    description:
      Phandle to a 1.2V regulator supply to CSI PHYs.

  vdd-csiphy-1p8-supply:
    description:
      Phandle to 1.8V regulator supply to CSI PHYs pll block.

  ports:
    $ref: /schemas/graph.yaml#/properties/ports

    description:
      CSI input ports.

    patternProperties:
      "^port@[0-3]+$":
        $ref: /schemas/graph.yaml#/$defs/port-base
        unevaluatedProperties: false

        description:
          Input port for receiving CSI data from a CSIPHY.

        properties:
          endpoint:
            $ref: video-interfaces.yaml#
            unevaluatedProperties: false

            properties:
              data-lanes:
                minItems: 1
                maxItems: 4

            required:
              - data-lanes

required:
  - compatible
  - reg
  - reg-names
  - clocks
  - clock-names
  - interrupts
  - interrupt-names
  - interconnects
  - interconnect-names
  - iommus
  - power-domains
  - vdd-csiphy-1p2-supply
  - vdd-csiphy-1p8-supply

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,gcc-qcm2290.h>
    #include <dt-bindings/interconnect/qcom,rpm-icc.h>
    #include <dt-bindings/interconnect/qcom,qcm2290.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
 
    soc {
        #address-cells = <2>;
        #size-cells = <2>;
 
        camss: camss@5c6e000 {
            compatible = "qcom,qcm2290-camss";
 
            reg = <0x0 0x5c11000 0x0 0x1000>,
                  <0x0 0x5c6e000 0x0 0x1000>,
                  <0x0 0x5c75000 0x0 0x1000>,
                  <0x0 0x5c52000 0x0 0x1000>,
                  <0x0 0x5c53000 0x0 0x1000>,
                  <0x0 0x5c66000 0x0 0x400>,
                  <0x0 0x5c68000 0x0 0x400>,
                  <0x0 0x5c6f000 0x0 0x4000>,
                  <0x0 0x5c76000 0x0 0x4000>;
            reg-names = "top",
                        "csid0",
                        "csid1",
                        "csiphy0",
                        "csiphy1",
                        "csitpg0",
                        "csitpg1",
                        "vfe0",
                        "vfe1";
 
            clocks = <&gcc GCC_CAMERA_AHB_CLK>,
                     <&gcc GCC_CAMSS_AXI_CLK>,
                     <&gcc GCC_CAMSS_NRT_AXI_CLK>,
                     <&gcc GCC_CAMSS_RT_AXI_CLK>,
                     <&gcc GCC_CAMSS_TFE_0_CSID_CLK>,
                     <&gcc GCC_CAMSS_TFE_1_CSID_CLK>,
                     <&gcc GCC_CAMSS_CPHY_0_CLK>,
                     <&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>,
                     <&gcc GCC_CAMSS_CPHY_1_CLK>,
                     <&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>,
                     <&gcc GCC_CAMSS_TOP_AHB_CLK>,
                     <&gcc GCC_CAMSS_TFE_0_CLK>,
                     <&gcc GCC_CAMSS_TFE_0_CPHY_RX_CLK>,
                     <&gcc GCC_CAMSS_TFE_1_CLK>,
                     <&gcc GCC_CAMSS_TFE_1_CPHY_RX_CLK>;
            clock-names = "ahb",
                          "axi",
                          "camnoc_nrt_axi",
                          "camnoc_rt_axi",
                          "csi0",
                          "csi1",
                          "csiphy0",
                          "csiphy0_timer",
                          "csiphy1",
                          "csiphy1_timer",
                          "top_ahb",
                          "vfe0",
                          "vfe0_cphy_rx",
                          "vfe1",
                          "vfe1_cphy_rx";
 
            interrupts = <GIC_SPI 210 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 212 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 309 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 310 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 211 IRQ_TYPE_EDGE_RISING>,
                         <GIC_SPI 213 IRQ_TYPE_EDGE_RISING>;
            interrupt-names = "csid0",
                              "csid1",
                              "csiphy0",
                              "csiphy1",
                              "csitpg0",
                              "csitpg1",
                              "vfe0",
                              "vfe1";
 
            interconnects = <&bimc MASTER_APPSS_PROC RPM_ACTIVE_TAG
                             &config_noc SLAVE_CAMERA_CFG RPM_ACTIVE_TAG>,
                            <&mmrt_virt MASTER_CAMNOC_HF RPM_ALWAYS_TAG
                             &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>,
                            <&mmnrt_virt MASTER_CAMNOC_SF RPM_ALWAYS_TAG
                             &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>;
            interconnect-names = "ahb",
                                 "hf_mnoc",
                                 "sf_mnoc";
 
            iommus = <&apps_smmu 0x400 0x0>,
                     <&apps_smmu 0x800 0x0>,
                     <&apps_smmu 0x820 0x0>,
                     <&apps_smmu 0x840 0x0>;
 
            power-domains = <&gcc GCC_CAMSS_TOP_GDSC>;
 
            vdd-csiphy-1p2-supply = <&pm4125_l5>;
            vdd-csiphy-1p8-supply = <&pm4125_l13>;
 
            ports {
                #address-cells = <1>;
                #size-cells = <0>;
            };
        };
    };