Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 | # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/media/cnm,wave521c.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Chips&Media Wave 5 Series multi-standard codec IP maintainers: - Nas Chung <nas.chung@chipsnmedia.com> - Jackson Lee <jackson.lee@chipsnmedia.com> description: The Chips&Media WAVE codec IP is a multi format video encoder/decoder properties: compatible: items: - enum: - ti,j721s2-wave521c - const: cnm,wave521c reg: maxItems: 1 clocks: items: - description: VCODEC clock interrupts: maxItems: 1 power-domains: maxItems: 1 resets: maxItems: 1 sram: $ref: /schemas/types.yaml#/definitions/phandle description: The VPU uses the SRAM to store some of the reference data instead of storing it on DMA memory. It is mainly used for the purpose of reducing bandwidth. required: - compatible - reg - clocks additionalProperties: false examples: - | vpu: video-codec@12345678 { compatible = "ti,j721s2-wave521c", "cnm,wave521c"; reg = <0x12345678 0x1000>; clocks = <&clks 42>; interrupts = <42>; sram = <&sram>; }; |