Documentation / devicetree / bindings / gpio / pisosr-gpio.yaml


Based on kernel version 6.17. Page generated on 2025-10-03 10:04 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/gpio/pisosr-gpio.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Generic Parallel-in/Serial-out Shift Register GPIO Driver

description:
  This binding describes generic parallel-in/serial-out shift register
  devices that can be used for GPI (General Purpose Input). This includes
  SN74165 serial-out shift registers and the SN65HVS88x series of
  industrial serializers.

maintainers:
  - Frank Li <Frank.Li@nxp.com>

properties:
  compatible:
    enum:
      - pisosr-gpio

  gpio-controller: true
 
  '#gpio-cells':
    const: 2

  ngpios:
    maximum: 32
    default: 8

  load-gpios:
    description:
      GPIO pin specifier attached to load enable, this
      pin is pulsed before reading from the device to
      load input pin values into the device.

  spi-cpol: true

required:
  - compatible
  - gpio-controller
  - '#gpio-cells'

allOf:
  - $ref: /schemas/spi/spi-peripheral-props.yaml#

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/gpio/gpio.h>
 
    spi {
        #address-cells = <1>;
        #size-cells = <0>;
 
        gpio@0 {
            compatible = "pisosr-gpio";
            reg = <0>;
            gpio-controller;
            #gpio-cells = <2>;
            load-gpios = <&gpio2 23 GPIO_ACTIVE_LOW>;
            spi-max-frequency = <1000000>;
            spi-cpol;
        };
    };