Documentation / devicetree / bindings / net / thead,th1520-gmac.yaml


Based on kernel version 6.13. Page generated on 2025-01-21 08:20 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/thead,th1520-gmac.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: T-HEAD TH1520 GMAC Ethernet controller

maintainers:
  - Drew Fustini <dfustini@tenstorrent.com>

description: |
  The TH1520 GMAC is described in the TH1520 Peripheral Interface User Manual
  https://git.beagleboard.org/beaglev-ahead/beaglev-ahead/-/tree/main/docs
 
  Features include
    - Compliant with IEEE802.3 Specification
    - IEEE 1588-2008 standard for precision networked clock synchronization
    - Supports 10/100/1000Mbps data transfer rate
    - Supports RGMII/MII interface
    - Preamble and start of frame data (SFD) insertion in Transmit path
    - Preamble and SFD deletion in the Receive path
    - Automatic CRC and pad generation options for receive frames
    - MDIO master interface for PHY device configuration and management
 
  The GMAC Registers consists of two parts
    - APB registers are used to configure clock frequency/clock enable/clock
      direction/PHY interface type.
    - AHB registers are use to configure GMAC core (DesignWare Core part).
      GMAC core register consists of DMA registers and GMAC registers.

select:
  properties:
    compatible:
      contains:
        enum:
          - thead,th1520-gmac
  required:
    - compatible

allOf:
  - $ref: snps,dwmac.yaml#

properties:
  compatible:
    items:
      - enum:
          - thead,th1520-gmac
      - const: snps,dwmac-3.70a

  reg:
    items:
      - description: DesignWare GMAC IP core registers
      - description: GMAC APB registers

  reg-names:
    items:
      - const: dwmac
      - const: apb

  clocks:
    items:
      - description: GMAC main clock
      - description: Peripheral registers interface clock

  clock-names:
    items:
      - const: stmmaceth
      - const: pclk

  interrupts:
    items:
      - description: Combined signal for various interrupt events

  interrupt-names:
    items:
      - const: macirq

required:
  - clocks
  - clock-names

unevaluatedProperties: false

examples:
  - |
    gmac0: ethernet@e7070000 {
        compatible = "thead,th1520-gmac", "snps,dwmac-3.70a";
        reg = <0xe7070000 0x2000>, <0xec003000 0x1000>;
        reg-names = "dwmac", "apb";
        clocks = <&clk 1>, <&clk 2>;
        clock-names = "stmmaceth", "pclk";
        interrupts = <66>;
        interrupt-names = "macirq";
        phy-mode = "rgmii-id";
        snps,fixed-burst;
        snps,axi-config = <&stmmac_axi_setup>;
        snps,pbl = <32>;
        phy-handle = <&phy0>;
 
        mdio {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "snps,dwmac-mdio";

            phy0: ethernet-phy@0 {
                reg = <0>;
            };
        };
    };