Based on kernel version 6.15
. Page generated on 2025-05-29 09:09 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 | # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause %YAML 1.2 --- $id: http://devicetree.org/schemas/net/tesla,fsd-ethqos.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: FSD Ethernet Quality of Service maintainers: - Swathi K S <swathi.ks@samsung.com> description: Tesla ethernet devices based on dwmmac support Gigabit ethernet. allOf: - $ref: snps,dwmac.yaml# properties: compatible: const: tesla,fsd-ethqos reg: maxItems: 1 interrupts: maxItems: 1 interrupt-names: items: - const: macirq clocks: minItems: 5 items: - description: PTP clock - description: Master bus clock - description: Slave bus clock - description: MAC TX clock - description: MAC RX clock - description: Master2 bus clock - description: Slave2 bus clock - description: RX MUX clock - description: PHY RX clock - description: PERIC RGMII clock clock-names: minItems: 5 items: - const: ptp_ref - const: master_bus - const: slave_bus - const: tx - const: rx - const: master2_bus - const: slave2_bus - const: eqos_rxclk_mux - const: eqos_phyrxclk - const: dout_peric_rgmii_clk iommus: maxItems: 1 phy-mode: enum: - rgmii - rgmii-id - rgmii-rxid - rgmii-txid required: - compatible - reg - interrupts - clocks - clock-names - iommus - phy-mode unevaluatedProperties: false examples: - | #include <dt-bindings/clock/fsd-clk.h> #include <dt-bindings/interrupt-controller/arm-gic.h> soc { #address-cells = <2>; #size-cells = <2>; ethernet1: ethernet@14300000 { compatible = "tesla,fsd-ethqos"; reg = <0x0 0x14300000 0x0 0x10000>; interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "macirq"; clocks = <&clock_peric PERIC_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I>, <&clock_peric PERIC_EQOS_TOP_IPCLKPORT_ACLK_I>, <&clock_peric PERIC_EQOS_TOP_IPCLKPORT_HCLK_I>, <&clock_peric PERIC_EQOS_TOP_IPCLKPORT_RGMII_CLK_I>, <&clock_peric PERIC_EQOS_TOP_IPCLKPORT_CLK_RX_I>, <&clock_peric PERIC_BUS_D_PERIC_IPCLKPORT_EQOSCLK>, <&clock_peric PERIC_BUS_P_PERIC_IPCLKPORT_EQOSCLK>, <&clock_peric PERIC_EQOS_PHYRXCLK_MUX>, <&clock_peric PERIC_EQOS_PHYRXCLK>, <&clock_peric PERIC_DOUT_RGMII_CLK>; clock-names = "ptp_ref", "master_bus", "slave_bus","tx", "rx", "master2_bus", "slave2_bus", "eqos_rxclk_mux", "eqos_phyrxclk","dout_peric_rgmii_clk"; assigned-clocks = <&clock_peric PERIC_EQOS_PHYRXCLK_MUX>, <&clock_peric PERIC_EQOS_PHYRXCLK>; assigned-clock-parents = <&clock_peric PERIC_EQOS_PHYRXCLK>; pinctrl-names = "default"; pinctrl-0 = <ð1_tx_clk>, <ð1_tx_data>, <ð1_tx_ctrl>, <ð1_phy_intr>, <ð1_rx_clk>, <ð1_rx_data>, <ð1_rx_ctrl>, <ð1_mdio>; iommus = <&smmu_peric 0x0 0x1>; phy-mode = "rgmii-id"; }; }; ... |