Based on kernel version 6.17
. Page generated on 2025-10-03 10:04 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/mtd/nxp,lpc1773-spifi.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: NXP SPI Flash Interface (SPIFI) description: NXP SPIFI is a specialized SPI interface for serial Flash devices. It supports one Flash device with 1-, 2- and 4-bits width in SPI mode 0 or 3. The controller operates in either command or memory mode. In memory mode the Flash is accessible from the CPU as normal memory. maintainers: - Frank Li <Frank.Li@nxp.com> properties: compatible: const: nxp,lpc1773-spifi reg: maxItems: 2 reg-names: items: - const: spifi - const: flash interrupts: maxItems: 1 clocks: maxItems: 2 clock-names: items: - const: spifi - const: reg resets: maxItems: 1 spi-cpol: enum: [0, 3] required: - compatible - reg - reg-names - interrupts - clocks - clock-names allOf: - $ref: /schemas/spi/spi-controller.yaml# unevaluatedProperties: false examples: - | #include <dt-bindings/clock/lpc18xx-ccu.h> spi@40003000 { compatible = "nxp,lpc1773-spifi"; reg = <0x40003000 0x1000>, <0x14000000 0x4000000>; reg-names = "spifi", "flash"; interrupts = <30>; clocks = <&ccu1 CLK_SPIFI>, <&ccu1 CLK_CPU_SPIFI>; clock-names = "spifi", "reg"; resets = <&rgu 53>; }; |