Based on kernel version 6.13
. Page generated on 2025-01-21 08:20 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 | NXP LPC18xx/43xx GPIO controller Device Tree Bindings ----------------------------------------------------- Required properties: - compatible : Should be "nxp,lpc1850-gpio" - reg : List of addresses and lengths of the GPIO controller register sets - reg-names : Should be "gpio", "gpio-pin-ic", "gpio-group0-ic" and "gpio-gpoup1-ic" - clocks : Phandle and clock specifier pair for GPIO controller - resets : Phandle and reset specifier pair for GPIO controller - gpio-controller : Marks the device node as a GPIO controller - #gpio-cells : Should be two: - The first cell is the GPIO line number - The second cell is used to specify polarity - interrupt-controller : Marks the device node as an interrupt controller - #interrupt-cells : Should be two: - The first cell is an interrupt number within 0..9 range, for GPIO pin interrupts it is equal to 'nxp,gpio-pin-interrupt' property value of GPIO pin configuration, 8 is for GPIO GROUP0 interrupt, 9 is for GPIO GROUP1 interrupt - The second cell is used to specify interrupt type Optional properties: - gpio-ranges : Mapping between GPIO and pinctrl Example: #define LPC_GPIO(port, pin) (port * 32 + pin) #define LPC_PIN(port, pin) (0x##port * 32 + pin) gpio: gpio@400f4000 { compatible = "nxp,lpc1850-gpio"; reg = <0x400f4000 0x4000>, <0x40087000 0x1000>, <0x40088000 0x1000>, <0x40089000 0x1000>; reg-names = "gpio", "gpio-pin-ic", "gpio-group0-ic", "gpio-gpoup1-ic"; clocks = <&ccu1 CLK_CPU_GPIO>; resets = <&rgu 28>; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; gpio-ranges = <&pinctrl LPC_GPIO(0,0) LPC_PIN(0,0) 2>, ... <&pinctrl LPC_GPIO(7,19) LPC_PIN(f,5) 7>; }; gpio_joystick { compatible = "gpio-keys"; ... button0 { ... interrupt-parent = <&gpio>; interrupts = <1 IRQ_TYPE_EDGE_BOTH>; gpios = <&gpio LPC_GPIO(4,8) GPIO_ACTIVE_LOW>; }; }; |