Based on kernel version 6.15
. Page generated on 2025-05-29 09:08 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/dma/nvidia,tegra210-adma.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: NVIDIA Tegra Audio DMA (ADMA) controller description: | The Tegra Audio DMA controller is used for transferring data between system memory and the Audio Processing Engine (APE). maintainers: - Jon Hunter <jonathanh@nvidia.com> properties: compatible: oneOf: - enum: - nvidia,tegra210-adma - nvidia,tegra186-adma - items: - enum: - nvidia,tegra234-adma - nvidia,tegra194-adma - const: nvidia,tegra186-adma reg: description: The 'page' region describes the address space of the page used for accessing the DMA channel registers. The 'global' region describes the address space of the global DMA registers. In the absence of the 'reg-names' property, there must be a single entry that covers the address space of the global DMA registers and the DMA channel registers. minItems: 1 maxItems: 2 reg-names: minItems: 1 maxItems: 2 interrupts: description: | Should contain all of the per-channel DMA interrupts in ascending order with respect to the DMA channel index. minItems: 1 maxItems: 32 clocks: description: Must contain one entry for the ADMA module clock maxItems: 1 clock-names: const: d_audio "#dma-cells": description: | The first cell denotes the receive/transmit request number and should be between 1 and the maximum number of requests supported. This value corresponds to the RX/TX_REQUEST_SELECT fields in the ADMA_CHn_CTRL register. const: 1 dma-channel-mask: maxItems: 1 required: - compatible - reg - interrupts - clocks - clock-names allOf: - $ref: dma-controller.yaml# - if: properties: compatible: contains: enum: - nvidia,tegra210-adma then: properties: reg: items: - description: Full address space range of DMA registers. - if: properties: compatible: contains: enum: - nvidia,tegra186-adma then: anyOf: - properties: reg: items: - description: Full address space range of DMA registers. - properties: reg: items: - description: Channel Page address space range of DMA registers. reg-names: items: - const: page - properties: reg: items: - description: Channel Page address space range of DMA registers. - description: Global Page address space range of DMA registers. reg-names: items: - const: page - const: global additionalProperties: false examples: - | #include <dt-bindings/interrupt-controller/arm-gic.h> #include<dt-bindings/clock/tegra210-car.h> dma-controller@702e2000 { compatible = "nvidia,tegra210-adma"; reg = <0x702e2000 0x2000>; interrupt-parent = <&tegra_agic>; interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; clocks = <&tegra_car TEGRA210_CLK_D_AUDIO>; clock-names = "d_audio"; #dma-cells = <1>; }; ... |