Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/dma/socionext,uniphier-xdmac.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Socionext UniPhier external DMA controller description: | This describes the devicetree bindings for an external DMA engine to perform memory-to-memory or peripheral-to-memory data transfer capable of supporting 16 channels, implemented in Socionext UniPhier SoCs. maintainers: - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> allOf: - $ref: dma-controller.yaml# properties: compatible: const: socionext,uniphier-xdmac reg: maxItems: 1 interrupts: maxItems: 1 "#dma-cells": const: 2 description: | DMA request from clients consists of 2 cells: 1. Channel index 2. Transfer request factor number, If no transfer factor, use 0. The number is SoC-specific, and this should be specified with relation to the device to use the DMA controller. dma-channels: minimum: 1 maximum: 16 additionalProperties: false required: - compatible - reg - interrupts - "#dma-cells" - dma-channels examples: - | xdmac: dma-controller@5fc10000 { compatible = "socionext,uniphier-xdmac"; reg = <0x5fc10000 0x5300>; interrupts = <0 188 4>; #dma-cells = <2>; dma-channels = <16>; }; ... |