Documentation / devicetree / bindings / rtc / renesas,rzn1-rtc.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/rtc/renesas,rzn1-rtc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas RZ/N1 SoCs Real-Time Clock

maintainers:
  - Miquel Raynal <miquel.raynal@bootlin.com>

allOf:
  - $ref: rtc.yaml#

properties:
  compatible:
    items:
      - enum:
          - renesas,r9a06g032-rtc
      - const: renesas,rzn1-rtc

  reg:
    maxItems: 1

  interrupts:
    minItems: 3
    maxItems: 3

  interrupt-names:
    items:
      - const: alarm
      - const: timer
      - const: pps

  clocks:
    maxItems: 1

  clock-names:
    const: hclk

  power-domains:
    maxItems: 1

required:
  - compatible
  - reg
  - interrupts
  - interrupt-names
  - clocks
  - clock-names
  - power-domains

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/clock/r9a06g032-sysctrl.h>
    rtc@40006000 {
       compatible = "renesas,r9a06g032-rtc", "renesas,rzn1-rtc";
       reg = <0x40006000 0x1000>;
       interrupts = <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
                    <GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
                    <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>;
       interrupt-names = "alarm", "timer", "pps";
       clocks = <&sysctrl R9A06G032_HCLK_RTC>;
       clock-names = "hclk";
       power-domains = <&sysctrl>;
       start-year = <2000>;
     };