Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 | # SPDX-License-Identifier: GPL-2.0 %YAML 1.2 --- $id: http://devicetree.org/schemas/display/brcm,bcm2835-dsi0.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Broadcom VC4 (VideoCore4) DSI Controller maintainers: - Eric Anholt <eric@anholt.net> allOf: - $ref: dsi-controller.yaml# properties: "#clock-cells": const: 1 compatible: enum: - brcm,bcm2711-dsi1 - brcm,bcm2835-dsi0 - brcm,bcm2835-dsi1 reg: maxItems: 1 clocks: items: - description: The DSI PLL clock feeding the DSI analog PHY - description: The DSI ESC clock - description: The DSI pixel clock clock-names: items: - const: phy - const: escape - const: pixel clock-output-names: true # FIXME: The meta-schemas don't seem to allow it for now # items: # - description: The DSI byte clock for the PHY # - description: The DSI DDR2 clock # - description: The DSI DDR clock interrupts: maxItems: 1 power-domains: maxItems: 1 required: - "#clock-cells" - compatible - reg - clocks - clock-names - clock-output-names - interrupts unevaluatedProperties: false examples: - | #include <dt-bindings/clock/bcm2835.h> dsi1: dsi@7e700000 { compatible = "brcm,bcm2835-dsi1"; reg = <0x7e700000 0x8c>; interrupts = <2 12>; #address-cells = <1>; #size-cells = <0>; #clock-cells = <1>; clocks = <&clocks BCM2835_PLLD_DSI1>, <&clocks BCM2835_CLOCK_DSI1E>, <&clocks BCM2835_CLOCK_DSI1P>; clock-names = "phy", "escape", "pixel"; clock-output-names = "dsi1_byte", "dsi1_ddr2", "dsi1_ddr"; }; ... |