Documentation / devicetree / bindings / arm / microchip,sama7g5-chipid.yaml


Based on kernel version 7.2. Page generated on 2026-08-20 08:41 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/arm/microchip,sama7g5-chipid.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Atmel/Microchip RAMC SDRAM/DDR Controller

maintainers:
  - Nicolas Ferre <nicolas.ferre@microchip.com>
  - Claudiu Beznea <claudiu.beznea@tuxon.dev>

description:
  This binding describes the Atmel/Microchip Chip ID register block used
  for SoC identification and revision information. It requires compatible
  strings matching specific SoC families and a reg property defining the
  register address and size.

properties:
  compatible:
    enum:
      - atmel,sama5d2-chipid
      - microchip,sama7d65-chipid
      - microchip,sama7g5-chipid

  reg:
    maxItems: 1

required:
  - compatible
  - reg

unevaluatedProperties: false

examples:
  - |
    chipid@fc069000 {
        compatible = "atmel,sama5d2-chipid";
        reg = <0xfc069000 0x8>;
    };
...