Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/serial/renesas,sci.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Renesas Serial Communication Interface maintainers: - Geert Uytterhoeven <geert+renesas@glider.be> allOf: - $ref: serial.yaml# properties: compatible: oneOf: - items: - enum: - renesas,r9a07g043-sci # RZ/G2UL and RZ/Five - renesas,r9a07g044-sci # RZ/G2{L,LC} - renesas,r9a07g054-sci # RZ/V2L - const: renesas,sci # generic SCI compatible UART - items: - const: renesas,sci # generic SCI compatible UART reg: maxItems: 1 interrupts: items: - description: Error interrupt - description: Receive buffer full interrupt - description: Transmit buffer empty interrupt - description: Transmit end interrupt interrupt-names: items: - const: eri - const: rxi - const: txi - const: tei clocks: minItems: 1 maxItems: 2 clock-names: minItems: 1 maxItems: 2 items: enum: - fck # UART functional clock - sck # optional external clock input uart-has-rtscts: false required: - compatible - reg - interrupts - clocks - clock-names if: properties: compatible: contains: enum: - renesas,r9a07g043-sci - renesas,r9a07g044-sci - renesas,r9a07g054-sci then: properties: resets: maxItems: 1 power-domains: maxItems: 1 required: - resets - power-domains unevaluatedProperties: false examples: - | #include <dt-bindings/clock/r9a07g044-cpg.h> #include <dt-bindings/interrupt-controller/arm-gic.h> aliases { serial0 = &sci0; }; sci0: serial@1004d000 { compatible = "renesas,r9a07g044-sci", "renesas,sci"; reg = <0x1004d000 0x400>; interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCI0_CLKP>; clock-names = "fck"; power-domains = <&cpg>; resets = <&cpg R9A07G044_SCI0_RST>; }; |