Documentation / devicetree / bindings / serial / litex,liteuart.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
 
%YAML 1.2
---
$id: http://devicetree.org/schemas/serial/litex,liteuart.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: LiteUART serial controller

maintainers:
  - Karol Gugala <kgugala@antmicro.com>
  - Mateusz Holenko <mholenko@antmicro.com>

description: |
  LiteUART serial controller is a part of the LiteX FPGA SoC builder. It supports
  multiple CPU architectures, currently including e.g. OpenRISC and RISC-V.

properties:
  compatible:
    const: litex,liteuart

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

required:
  - compatible
  - reg

additionalProperties: false

examples:
  - |
    uart0: serial@e0001800 {
      compatible = "litex,liteuart";
      reg = <0xe0001800 0x100>;
      interrupts = <2>;
    };