Documentation / devicetree / bindings / serial / lantiq,asc.yaml


Based on kernel version 6.16. Page generated on 2025-08-06 08:57 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/serial/lantiq,asc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Lantiq SoC ASC serial controller

maintainers:
  - John Crispin <john@phrozen.org>
  - Songjun Wu <songjun.wu@linux.intel.com>

allOf:
  - $ref: /schemas/serial/serial.yaml#

properties:
  compatible:
    const: lantiq,asc

  reg:
    maxItems: 1

  interrupts:
    items:
      - description: TX interrupt
      - description: RX interrupt
      - description: Error interrupt

  clocks:
    items:
      - description: Frequency clock
      - description: Gate clock

  clock-names:
    items:
      - const: freq
      - const: asc

required:
  - compatible
  - reg
  - interrupts

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/mips-gic.h>
 
    serial@16600000 {
        compatible = "lantiq,asc";
        reg = <0x16600000 0x100000>;
        interrupts = <GIC_SHARED 103 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SHARED 105 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SHARED 106 IRQ_TYPE_LEVEL_HIGH>;
    };