Documentation / devicetree / bindings / soc / imx / fsl,imx8mp-hdmi-blk-ctrl.yaml


Based on kernel version 6.9. Page generated on 2024-05-14 10:02 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP i.MX8MP HDMI blk-ctrl

maintainers:
  - Lucas Stach <l.stach@pengutronix.de>

description:
  The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to
  the NoC and ensuring proper power sequencing of the display pipeline
  peripherals located in the HDMI domain of the SoC.

properties:
  compatible:
    items:
      - const: fsl,imx8mp-hdmi-blk-ctrl
      - const: syscon

  reg:
    maxItems: 1
 
  '#power-domain-cells':
    const: 1

  power-domains:
    minItems: 10
    maxItems: 10

  power-domain-names:
    items:
      - const: bus
      - const: irqsteer
      - const: lcdif
      - const: pai
      - const: pvi
      - const: trng
      - const: hdmi-tx
      - const: hdmi-tx-phy
      - const: hdcp
      - const: hrv

  clocks:
    minItems: 5
    maxItems: 5

  clock-names:
    items:
      - const: apb
      - const: axi
      - const: ref_266m
      - const: ref_24m
      - const: fdcc

  interconnects:
    maxItems: 3

  interconnect-names:
    items:
      - const: hrv
      - const: lcdif-hdmi
      - const: hdcp

required:
  - compatible
  - reg
  - power-domains
  - power-domain-names
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/imx8mp-clock.h>
    #include <dt-bindings/power/imx8mp-power.h>
 
    blk-ctrl@32fc0000 {
        compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
        reg = <0x32fc0000 0x23c>;
        clocks = <&clk IMX8MP_CLK_HDMI_APB>,
                 <&clk IMX8MP_CLK_HDMI_ROOT>,
                 <&clk IMX8MP_CLK_HDMI_REF_266M>,
                 <&clk IMX8MP_CLK_HDMI_24M>,
                 <&clk IMX8MP_CLK_HDMI_FDCC_TST>;
        clock-names = "apb", "axi", "ref_266m", "ref_24m", "fdcc";
        power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,
                        <&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,
                        <&pgc_hdmimix>, <&pgc_hdmi_phy>,
                        <&pgc_hdmimix>, <&pgc_hdmimix>;
        power-domain-names = "bus", "irqsteer", "lcdif", "pai", "pvi", "trng",
                             "hdmi-tx", "hdmi-tx-phy",
                             "hdcp", "hrv";
        #power-domain-cells = <1>;
    };