Documentation / devicetree / bindings / soc / imx / fsl,imx-iomuxc-gpr.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/imx/fsl,imx-iomuxc-gpr.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Freescale IOMUX Controller General Purpose Registers

maintainers:
  - Peng Fan <peng.fan@nxp.com>

description:
  i.MX Processors have an IOMUXC General Purpose Register group for
  various System Settings

properties:
  compatible:
    oneOf:
      - items:
          - enum:
              - fsl,imx6q-iomuxc-gpr
              - fsl,imx8mq-iomuxc-gpr
          - const: syscon
          - const: simple-mfd
      - items:
          - enum:
              - fsl,imx6sl-iomuxc-gpr
              - fsl,imx6sll-iomuxc-gpr
              - fsl,imx6ul-iomuxc-gpr
          - const: fsl,imx6q-iomuxc-gpr
          - const: syscon
      - items:
          - enum:
              - fsl,imx6sx-iomuxc-gpr
              - fsl,imx7d-iomuxc-gpr
          - const: fsl,imx6q-iomuxc-gpr
          - const: syscon
          - const: simple-mfd
      - items:
          - enum:
              - fsl,imx8mm-iomuxc-gpr
              - fsl,imx8mn-iomuxc-gpr
              - fsl,imx8mp-iomuxc-gpr
          - const: syscon

  reg:
    maxItems: 1

  mux-controller:
    type: object
    $ref: /schemas/mux/reg-mux.yaml

additionalProperties: false

required:
  - compatible
  - reg

examples:
  # Pinmux controller node
  - |
    iomuxc_gpr: syscon@30340000 {
        compatible = "fsl,imx8mq-iomuxc-gpr", "syscon", "simple-mfd";
        reg = <0x30340000 0x10000>;

        mux: mux-controller {
            compatible = "mmio-mux";
            #mux-control-cells = <1>;
            mux-reg-masks = <0x34 0x00000004>; /* MIPI_MUX_SEL */
        };
    };
 
...