Documentation / devicetree / bindings / mailbox / brcm,iproc-pdc-mbox.yaml


Based on kernel version 6.18. Page generated on 2025-12-02 09:03 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/mailbox/brcm,iproc-pdc-mbox.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Broadcom iProc PDC mailbox

maintainers:
  - Ray Jui <rjui@broadcom.com>
  - Scott Branden <sbranden@broadcom.com>

description:
  The PDC driver manages data transfer to and from various offload engines on
  some Broadcom SoCs. An SoC may have multiple PDC hardware blocks. There is one
  device tree entry per block. On some chips, the PDC functionality is handled
  by the FA2 (Northstar Plus).

properties:
  compatible:
    enum:
      - brcm,iproc-pdc-mbox
      - brcm,iproc-fa2-mbox

  reg:
    maxItems: 1

  dma-coherent: true

  interrupts:
    maxItems: 1
 
  '#mbox-cells':
    const: 1

  brcm,rx-status-len:
    description:
      Length of metadata preceding received frames, in bytes.
    $ref: /schemas/types.yaml#/definitions/uint32

  brcm,use-bcm-hdr:
    type: boolean
    description:
      Present if a BCM header precedes each frame.

required:
  - compatible
  - reg
  - interrupts
  - '#mbox-cells'
  - brcm,rx-status-len

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
 
    mailbox0@612c0000 {
        compatible = "brcm,iproc-pdc-mbox";
        reg = <0x612c0000 0x445>;
        interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
        #mbox-cells = <1>;
        brcm,rx-status-len = <32>;
        brcm,use-bcm-hdr;
    };