Documentation / devicetree / bindings / soc / intel / intel,lgm-syscon.yaml


Based on kernel version 6.11. Page generated on 2024-09-24 08:21 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/intel/intel,lgm-syscon.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Intel Lightning Mountain(LGM) Syscon

maintainers:
  - Chuanhua Lei <lchuanhua@maxlinear.com>
  - Rahul Tanwar <rtanwar@maxlinear.com>

properties:
  compatible:
    items:
      - const: intel,lgm-syscon
      - const: syscon

  reg:
    maxItems: 1

  ranges: true
 
  "#address-cells":
    const: 1
 
  "#size-cells":
    const: 1

patternProperties:
  "^emmc-phy@[0-9a-f]+$":
    $ref: /schemas/phy/intel,lgm-emmc-phy.yaml#

required:
  - compatible
  - reg
  - "#address-cells"
  - "#size-cells"

additionalProperties: false

examples:
  - |
    chiptop@e0200000 {
        compatible = "intel,lgm-syscon", "syscon";
        reg = <0xe0200000 0x100>;
        ranges = <0x0 0xe0200000 0x100>;
        #address-cells = <1>;
        #size-cells = <1>;
 
        emmc-phy@a8 {
            compatible = "intel,lgm-emmc-phy";
            reg = <0x00a8 0x10>;
            clocks = <&emmc>;
            #phy-cells = <0>;
        };
    };