Based on kernel version 6.15. Page generated on 2025-05-29 09:08 EST.
| 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 | # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) # Copyright (C) 2025 Altera Corporation %YAML 1.2 --- $id: http://devicetree.org/schemas/edac/altr,socfpga-ecc-manager.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Altera SoCFPGA ECC Manager maintainers: - Matthew Gerlach <matthew.gerlach@altera.com> description: This binding describes the device tree nodes required for the Altera SoCFPGA ECC Manager for the Cyclone5, Arria5, Arria10, Stratix10, and Agilex chip families. properties: compatible: oneOf: - items: - const: altr,socfpga-s10-ecc-manager - const: altr,socfpga-a10-ecc-manager - const: altr,socfpga-a10-ecc-manager - const: altr,socfpga-ecc-manager "#address-cells": const: 1 "#size-cells": const: 1 interrupts: minItems: 1 maxItems: 2 interrupt-controller: true "#interrupt-cells": const: 2 ranges: true altr,sysmgr-syscon: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to Stratix10 System Manager Block with the ECC manager registers sdramedac: type: object additionalProperties: false properties: compatible: enum: - altr,sdram-edac-a10 - altr,sdram-edac-s10 interrupts: minItems: 1 maxItems: 2 altr,sdr-syscon: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to SDRAM parent required: - compatible - interrupts - altr,sdr-syscon patternProperties: "^ocram-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: oneOf: - items: - const: altr,socfpga-s10-ocram-ecc - const: altr,socfpga-a10-ocram-ecc - const: altr,socfpga-a10-ocram-ecc - const: altr,socfpga-ocram-ecc reg: maxItems: 1 interrupts: minItems: 1 maxItems: 2 iram: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to OCRAM parent altr,ecc-parent: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to OCRAM parent required: - compatible - reg - interrupts "^usb[0-9]-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: oneOf: - items: - const: altr,socfpga-s10-usb-ecc - const: altr,socfpga-usb-ecc - const: altr,socfpga-usb-ecc reg: maxItems: 1 interrupts: minItems: 1 maxItems: 2 altr,ecc-parent: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to USB parent required: - compatible - reg - interrupts - altr,ecc-parent "^emac[0-9]-[t,r]x-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: oneOf: - items: - const: altr,socfpga-s10-eth-mac-ecc - const: altr,socfpga-eth-mac-ecc - const: altr,socfpga-eth-mac-ecc reg: maxItems: 1 interrupts: minItems: 1 maxItems: 2 altr,ecc-parent: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to ethernet parent required: - compatible - reg - interrupts - altr,ecc-parent "^sdmmc[a-f]-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: oneOf: - items: - const: altr,socfpga-s10-sdmmc-ecc - const: altr,socfpga-sdmmc-ecc - const: altr,socfpga-sdmmc-ecc reg: maxItems: 1 interrupts: minItems: 2 maxItems: 4 altr,ecc-parent: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to SD/MMC parent required: - compatible - reg - interrupts - altr,ecc-parent "^l2-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: enum: - altr,socfpga-a10-l2-ecc - altr,socfpga-l2-ecc reg: maxItems: 1 interrupts: maxItems: 2 required: - compatible - reg - interrupts "^dma-ecc@[a-f0-9]+$": type: object additionalProperties: false properties: compatible: const: altr,socfpga-dma-ecc reg: maxItems: 1 interrupts: maxItems: 2 altr,ecc-parent: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to SD/MMC parent required: - compatible - reg - interrupts - altr,ecc-parent if: properties: compatible: contains: const: altr,socfpga-ecc-manager then: required: - compatible - "#address-cells" - "#size-cells" - ranges else: required: - compatible - "#address-cells" - "#size-cells" - interrupts - interrupt-controller - "#interrupt-cells" - ranges - altr,sysmgr-syscon additionalProperties: false examples: - | #include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/irq.h> eccmgr { compatible = "altr,socfpga-s10-ecc-manager", "altr,socfpga-a10-ecc-manager"; altr,sysmgr-syscon = <&sysmgr>; #address-cells = <1>; #size-cells = <1>; interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; interrupt-controller; #interrupt-cells = <2>; ranges; sdramedac { compatible = "altr,sdram-edac-s10"; altr,sdr-syscon = <&sdr>; interrupts = <16 IRQ_TYPE_LEVEL_HIGH>; }; ocram-ecc@ff8cc000 { compatible = "altr,socfpga-s10-ocram-ecc", "altr,socfpga-a10-ocram-ecc"; reg = <0xff8cc000 0x100>; altr,ecc-parent = <&ocram>; interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; }; usb0-ecc@ff8c4000 { compatible = "altr,socfpga-s10-usb-ecc", "altr,socfpga-usb-ecc"; reg = <0xff8c4000 0x100>; altr,ecc-parent = <&usb0>; interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; }; emac0-rx-ecc@ff8c0000 { compatible = "altr,socfpga-s10-eth-mac-ecc", "altr,socfpga-eth-mac-ecc"; reg = <0xff8c0000 0x100>; altr,ecc-parent = <&gmac0>; interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; }; emac0-tx-ecc@ff8c0400 { compatible = "altr,socfpga-s10-eth-mac-ecc", "altr,socfpga-eth-mac-ecc"; reg = <0xff8c0400 0x100>; altr,ecc-parent = <&gmac0>; interrupts = <5 IRQ_TYPE_LEVEL_HIGH>; }; sdmmca-ecc@ff8c8c00 { compatible = "altr,socfpga-s10-sdmmc-ecc", "altr,socfpga-sdmmc-ecc"; reg = <0xff8c8c00 0x100>; altr,ecc-parent = <&mmc>; interrupts = <14 IRQ_TYPE_LEVEL_HIGH>, <15 IRQ_TYPE_LEVEL_HIGH>; }; }; |