Based on kernel version 6.11
. Page generated on 2024-09-24 08:21 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/rng/starfive,jh7110-trng.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: StarFive SoC TRNG Module maintainers: - Jia Jie Ho <jiajie.ho@starfivetech.com> properties: compatible: oneOf: - items: - const: starfive,jh8100-trng - const: starfive,jh7110-trng - const: starfive,jh7110-trng reg: maxItems: 1 clocks: items: - description: Hardware reference clock - description: AHB reference clock clock-names: items: - const: hclk - const: ahb resets: maxItems: 1 interrupts: maxItems: 1 required: - compatible - reg - clocks - clock-names - resets - interrupts additionalProperties: false examples: - | rng: rng@1600C000 { compatible = "starfive,jh7110-trng"; reg = <0x1600C000 0x4000>; clocks = <&clk 15>, <&clk 16>; clock-names = "hclk", "ahb"; resets = <&reset 3>; interrupts = <30>; }; ... |