Based on kernel version 6.16
. Page generated on 2025-08-06 08:57 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/display/imx/fsl,imx6qp-pre.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Freescale i.MX PRE (Prefetch Resolve Engine) maintainers: - Frank Li <Frank.Li@nxp.com> properties: compatible: const: fsl,imx6qp-pre reg: maxItems: 1 interrupts: maxItems: 1 clocks: maxItems: 1 clock-names: items: - const: axi fsl,iram: $ref: /schemas/types.yaml#/definitions/phandle description: phandle pointing to the mmio-sram device node, that should be used for the PRE SRAM double buffer. required: - compatible - reg - interrupts - clocks - clock-names additionalProperties: false examples: - | #include <dt-bindings/clock/imx6qdl-clock.h> #include <dt-bindings/interrupt-controller/arm-gic.h> pre@21c8000 { compatible = "fsl,imx6qp-pre"; reg = <0x021c8000 0x1000>; interrupts = <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>; clocks = <&clks IMX6QDL_CLK_PRE0>; clock-names = "axi"; fsl,iram = <&ocram2>; }; |