Documentation / devicetree / bindings / board / fsl,fpga-qixis.yaml


Based on kernel version 6.12.4. Page generated on 2024-12-12 21:01 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/board/fsl,fpga-qixis.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Freescale on-board FPGA/CPLD

maintainers:
  - Frank Li <Frank.Li@nxp.com>

properties:
  compatible:
    oneOf:
      - items:
          - const: fsl,p1022ds-fpga
          - const: fsl,fpga-ngpixis
      - items:
          - enum:
              - fsl,ls1088aqds-fpga
              - fsl,ls1088ardb-fpga
              - fsl,ls2080aqds-fpga
              - fsl,ls2080ardb-fpga
          - const: fsl,fpga-qixis
      - items:
          - enum:
              - fsl,ls1043aqds-fpga
              - fsl,ls1043ardb-fpga
              - fsl,ls1046aqds-fpga
              - fsl,ls1046ardb-fpga
              - fsl,ls208xaqds-fpga
          - const: fsl,fpga-qixis
          - const: simple-mfd
      - enum:
          - fsl,ls1043ardb-cpld
          - fsl,ls1046ardb-cpld
          - fsl,t1040rdb-cpld
          - fsl,t1042rdb-cpld
          - fsl,t1042rdb_pi-cpld

  interrupts:
    maxItems: 1

  reg:
    maxItems: 1
 
  "#address-cells":
    const: 1
 
  "#size-cells":
    const: 1

  ranges:
    maxItems: 1

patternProperties:
  '^mdio-mux@[a-f0-9,]+$':
    $ref: /schemas/net/mdio-mux-mmioreg.yaml

required:
  - compatible
  - reg

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    board-control@3 {
        compatible = "fsl,p1022ds-fpga", "fsl,fpga-ngpixis";
        reg = <3 0x30>;
        interrupt-parent = <&mpic>;
        interrupts = <8 IRQ_TYPE_LEVEL_LOW 0 0>;
    };

  - |
    board-control@3 {
        compatible = "fsl,ls2080ardb-fpga", "fsl,fpga-qixis";
        reg = <0x3 0x10000>;
    };